pl. No.: 09/321,611

IN THE CLAIMS

Please amend claims 1, 4, 5, 13, 16, 17, and 27 as follows:

Claims 1, 4, 5, 13, 16, 17, and 27 have been amended as follows:

1. (Amended) A computer-implementable method of performing modulo division, using a dividend N and an n-bit divisor D to produce a remainder R, said method comprising:

non-iteratively processing N mod D to produce the remainder R, where $D=2^{n}-1$ and $0<N<(D-1)^{2}$.

(Amended) The computer-implementable method of claim 37, 5 further comprising the step of subtracting the divisor D from the sum to produce the remainder R, if the sum is greater than the divisor D.

(Amended) The computer-implementable method of claim 39, further comprising the step of subtracting the divisor D from the sum to produce the remainder R, if the sum is greater than the divisor D.

(Amended) The apparatus of claim 41, said apparatus subtracting the divisor D from the sum to produce the remainder R, if the sum is greater than the divisor D.

X

Appl. No.: 09/321,611

M. (Amended) The apparatus of claim M., said apparatus subtracting the divisor D from the sum to produce the remainder R, if the sum is greater than the divisor D.

a4

(Amended) The apparatus of claim 13, wherein said apparatus is a component of a Reed-Solomon coder.

Please add the following claims:

(New) The computer-implementable process of claim 1, further comprising the step of using said remainder R to perform Reed-Solomon coding of data on a computer.

T,0150 P,0151 37. (New) The computer-implementable method of claim 1, further the step of summing the upper $\lceil \frac{n}{2} \rceil$ and lower $\lceil \frac{n}{2} \rceil$ bits of the dividend N to produce the remainder R.

38. (New) The computer-implementable process of claim 2, further comprising the step of using said remainder R to perform Reed-Solomon coding of data on a computer.



30. (New) The computer-implementable method of claim 2, further the step of summing the upper $\frac{n}{2}$ and lower $\frac{n}{2}$ bits of the dividend N to produce the remainder R.

> 49. (New) The computer-implementable process of claim 3, further comprising the step of using said remainder R to perform Reed-Solomon coding of data on a computer.

1. (New) The apparatus of claim 13, further the step of summing the upper $\lceil \frac{n}{2} \rceil$ and lower $\lceil \frac{n}{2} \rceil$ bits of the dividend N to produce the remainder R.

42. (New) The apparatus of claim 14, further the step of summing To 64

42. (New) The apparatus of claim 14, further the step of summing the upper $\lceil \frac{n}{2} \rceil$ and lower $\lceil \frac{n}{2} \rceil$ bits of the dividend N to produce the remainder R.

> 48. (New) The apparatus of claim 27, wherein said Reed-Solomon coder performs coding in data communication operations.

Appl. No.: 09/321,611

28

44. (New) The apparatus of claim 25, wherein said Reed-Solomon coder performs coding in data communication operations.

25

16. (New) The apparatus of claim 26, wherein said Reed-Solomon coder performs coding in data communication operations.

46. (New) The apparatus of claim 32, said computer signal being executed on a computer to perform Reed-Solomon coding of data.--